Product Summary
The EP1K50TC144-2 is a member of ACEX 1K Programmable Logic Device Family. It provides a die-efficient, low-cost architecture by combining look-up table (LUT) architecture with EABs. LUT-based logic provides optimized performance and efficiency for data-path, register intensive, mathematical, or digital signal processing (DSP) designs, while EABs implement RAM, ROM, dual-port RAM, or first-in first-out (FIFO)functions. SO, The EP1K50TC144-2 is suitable for complex logic functions and memory functions such as digital signal processing, wide data-path manipulation, data transformation and microcontrollers, as required in high-performance communications applications.
Parametrics
EP1K50TC144-2 absolute maximum ratings: (1)Supply voltage With respect to ground: –0.5 V to 3.6 V; (2)DC input voltage: –2.0 V to 5.75 V; (3)DC output current, per pin: –25 mA to 25 mA; (4)Storage temperature, No bias: –65℃ to 150℃; (5)Ambient temperature Under bias: –65℃ to 135℃; (6)Junction temperature, under bias: 135℃.
Features
EP1K50TC144-2 features: (1)Enhanced embedded array for implementing megafunctions such as efficient memory and specialized logic functions; (2)Dual-port capability with up to 16-bit width per embedded array block; (3)Logic array for general logic functions; (4)Cost-optimized process; (5)Low cost solution for high-performance communications applications.
Diagrams
Image | Part No | Mfg | Description | Pricing (USD) |
Quantity | |||||||
---|---|---|---|---|---|---|---|---|---|---|---|---|
EP1K50TC144-2 |
IC ACEX 1K FPGA 50K 144-TQFP |
Data Sheet |
|
|
||||||||
EP1K50TC144-2N |
IC ACEX 1K FPGA 50K 144-TQFP |
Data Sheet |
|
|